

# AI 046

## S-DIAS Analog Input Module

**Publisher: SIGMATEK GmbH & Co KG**  
**A-5112 Lamprechtshausen**  
**Tel.: +43/6274/4321**  
**Fax: +43/6274/4321-18**  
**Email: office@sigmatek.at**  
**WWW.SIGMATEK-AUTOMATION.COM**

Copyright © 2017  
SIGMATEK GmbH & Co KG

### **Translation from German**

All rights reserved. No part of this work may be reproduced, edited using an electronic system, duplicated or distributed in any form (print, photocopy, microfilm or in any other process) without the express permission.


We reserve the right to make changes in the content without notice. The SIGMATEK GmbH & Co KG is not responsible for technical or printing errors in the handbook and assumes no responsibility for damages that occur through use of this handbook.

## S-DIAS Analog Input Module

**AI 046**

**with 4 analog inputs  $\pm 11\text{ V}$  or  $\pm 1.1\text{ V}$**

The S-DIAS analog input module AI 046 has four analog inputs with two adjustable measurement ranges with  $\pm 11\text{ V}$  or  $\pm 1.1\text{ V}$  with an 18-bit resolution. The voltage supply for the analog inputs are monitored for under voltage. The analog inputs are galvanically separated from the S-DIAS bus.



## Contents

<b>1</b>	<b>Technical Data .....</b>	<b>4</b>
1.1	Analog Input Specifications .....	4
1.2	Measuring Modes .....	5
1.3	Measurement Precision .....	7
1.4	Electrical Requirements .....	8
1.5	Voltage Monitor External +24 V Supply .....	10
1.6	Miscellaneous .....	10
1.7	Environmental Conditions .....	10
<b>2</b>	<b>Mechanical Dimensions .....</b>	<b>11</b>
<b>3</b>	<b>Connector Layout .....</b>	<b>12</b>
3.1	Status LEDs .....	13
3.2	Applicable Connectors .....	14
3.3	Label Field .....	15
<b>4</b>	<b>Wiring .....</b>	<b>16</b>
4.1	Wiring Example .....	16
4.2	Note .....	17
<b>5</b>	<b>Mounting .....</b>	<b>18</b>
<b>6</b>	<b>Configuration .....</b>	<b>20</b>
6.1	FPGA Oversampling .....	21
6.2	ADC Oversampling .....	21

<b>7</b>	<b>Addressing.....</b>	<b>22</b>
<b>8</b>	<b>Hardware Class AI046.....</b>	<b>26</b>
8.1	General.....	27
8.2	Analog Inputs [1-4] .....	28
8.3	Cable Break Detection.....	30
8.4	Communication Interfaces.....	30
8.5	Global Methods .....	31
8.5.1	GetData.....	31
<b>8.6</b>	<b>Internal Properties .....</b>	<b>32</b>
8.6.1	Example: Exceeding the Maximum Memory Size .....	33
8.6.2	Example: Exceeding the Available Read Memory of the SDIAS Manager.....	33

# 1 Technical Data

## 1.1 Analog Input Specifications

Number of channels	4	
Measurement range <sup>(1)</sup>	-11 ... +11 V	-1.1 ... +1.1 V
Amplification	1	10
Measurement value	-110,000 ... +110,000 (Mode: 18-bit signed value range) -27,500 ... +27,500 (Mode: 16-bit signed value range)	
Galvanic isolation	500 V (maximum isolation voltage)	
Input type	difference input	
A/D converter	18-bit SAR with simultaneous scanning	
Measurement range resolution	18-bit	
	ca. 84 $\mu$ V/LSB	ca. 8.4 $\mu$ V/LSB
Scan rate per channel	$\leq 10 \mu$ s (minimum S-DIAS cycle time: 100 $\mu$ s)	
Data memory depth per channel	512 Dwords (32 bits) 1024 words (16 bits)	
Calculation basis for number of values per channel (n)	n = S-DIAS cycle time / scan rate	
Common mode range	$\pm 12$ V	$\pm 6$ V
Input resistance	typically 5 M $\Omega$	
Cable break monitor	yes (10 M $\Omega$ between AI+ and +12 V, 10 M $\Omega$ between AI- and -12 V)	
Input filter hardware <sup>(2)</sup>	10 kHz, low pass 3 <sup>rd</sup> order (differential mode) 100 kHz, low pass 1 <sup>st</sup> order (common mode)	
Input filter software <sup>(3)</sup>	configurable	
Maximum allowable input voltage	$\pm 30$ V	
Total measurement precision	$\pm 0.030$ % (20-40 °C)	$\pm 0.045$ % (20-40 °C)
Measurement method: Mode 2, sampling rate 50 $\mu$ s	$\pm 0.045$ % (0-55 °C)	$\pm 0.060$ % (0-55 °C)
Status display	green LED	

<sup>(1)</sup> If the upper or lower limit of a measurement range is exceeded, it will display a corresponding status bit.

- <sup>(2)</sup> The filter parameters (frequency and order) for differential mode are depending on the scan rate in mode 2. An overview can be found in the table below. The frequency responses are shown in the diagrams below.
- <sup>(3)</sup> This is a 1st order IIR filter, which has an adjustable frequency and can also be deactivated. **Caution!** The SW filter does not replace the HW filter! The SW filter only functions correctly when the Nyquist-Shannon theorem is observed.


## 1.2 Measuring Modes

Scan rate ( $\mu\text{s}$ )	Mode 1 <sup>(1)</sup>	Mode 2 <sup>(2)</sup>
	hardware frequency limit in kHz	hardware frequency limit in kHz
10	10	10
20	10	10
25	10	10
50	10	8
100	10	5
200	10	3
250	10	3
500	10	1.5
1000	10	1.5

<sup>(1)</sup> with oversampling in FPGA

<sup>(2)</sup> with oversampling in ADC (the integrated HW filter in the ADC changes depending on the defined sampling rate)

Typical frequency curves for the frequency limits 1.5 kHz (brown), 3 kHz (green), 5 kHz (yellow), 8 kHz (black) and 10 kHz (purple).





### 1.3 Measurement Precision

Measurement range	-11 ... +11 V	-1.1 ... +1.1 V
Accuracy incl. calibration error and noise Mode 2, sampling rate 50 $\mu$ s 25 °C	0.010 %	0.017 %
Temperature drift		
20-40 °C	0.006 %	0.008 %
0-55 °C	0.020 %	0.025 %
Linearity	0.003 %	0.005 %
Crosstalk	0.003 %	0.003 %
Symmetry	0.009 %	0.010 %
Total error		
20-40 °C	$\pm 0.030$ % ( $\pm 3.3$ mV)	$\pm 0.045$ % ( $\pm 0.50$ mV)
0-55 °C	$\pm 0.045$ % ( $\pm 5.0$ mV)	$\pm 0.060$ % ( $\pm 0.66$ mV)

Tolerances, which are caused by aging, are not taken into consideration. A calibration is necessary after 12 months at the latest.

## 1.4 Electrical Requirements

External voltage supply X5	18-30 V DC	
Current consumption X5 <sup>1)</sup>	maximum 650 mA (maximum 500 mA for all sensor supplies) typically 60 mA (electronics)	
Voltage supply from S-DIAS bus	+5 V	
Current consumption on the S-DIAS bus (+5 V supply)	0	0
Voltage supply from S-DIAS bus	+24 V	
Current consumption on the S-DIAS bus (+24 V supply)	typically 30 mA	maximum 35 mA

<sup>(1)</sup> The outgoing sensor supply for X1, X2, X3 and X4 are fed via X5. Using a PTC fuse, a common fuse is provided for the sensor supplies for a maximum of 500 mA

**If this S-DIAS module is connected to an S-DIAS supply module with several S-DIAS modules, the total current of the modules used must be determined and checked.**


**The total current of the +24 V supply cannot exceed 1.6 A!  
The total current of the +5 V supply cannot exceed 1.6 A!**

**The specification for the current can be found in the module-specific technical documentation under "Electrical Requirements".**

**Si ce module S-DIAS est connecté à un module d'alimentation S-DIAS suivi de plusieurs modules S-DIAS, le courant total des modules utilisés doit être déterminé et vérifié.**

**Le courant total de l'alimentation +24 V ne peut pas dépasser 1,6 A!  
Le courant total de l'alimentation +5 V ne peut pas dépasser 1,6 A!**

**Le cahier des charges pour le courant peut être trouvé dans la documentation spécifique au module sous "Spécifications électriques".**



Wiring S-DIAS Safety in S-DIAS System

- each S-DIAS module is an active module (active node)
- Safety CPU is connected to the S-DIAS bus (incl. +5 V supply)
- Safety bus is independent and separated from the S-DIAS bus

## 1.5 Voltage Monitor External +24 V Supply

Power supply +24 V	supply voltage > 18 V (DC OK-LED lights green)
--------------------	------------------------------------------------


## 1.6 Miscellaneous

Article number	20-009-046
Hardware version	1.x
Standard	UL in preparation


## 1.7 Environmental Conditions

Storage temperature	-20 ... +85 °C	
Environmental temperature	0 ... +55 °C	
Humidity	0-95 %, non-condensing	
Operating conditions	Pollution degree 2 altitude up to 2000 m	
EMC resistance	in accordance with EN 61000-6-2 (industrial area)	
EMC noise generation	in accordance with EN 61000-6-4 (industrial area)	
Vibration resistance	EN 60068-2-6	3.5 mm from 5-8.4 Hz 1 g from 8.4-150 Hz
Shock resistance	EN 60068-2-27	15 g
Protection type	EN 60529	IP20

## 2 Mechanical Dimensions



### 3 Connector Layout



The connections of the +24 V supply (X5: pin 1 and pin 2) or the GND supply (X5: pin 3 and pin 4) are internally bridged. To supply the module, only one connection to a +24 V pin (pin 1 or pin 2) and a GND pin (pin 3 or pin 4) is required. The bridged connections may be used for further looping of the +24 V supply and the GND supply. However, it must be taken into account that a total current of 6 A per connection is not exceeded by the forward looping!

### 3.1 Status LEDs

Module Status	green	ON	module active
		OFF	no supply available
		BLINKING (5 Hz)	no communication
User	yellow	ON	can be set from the application
		OFF	(e.g. the module LED can be set to blinking through the visualization so that the module is easily found in the control cabinet)
		BLINKING (2 Hz)	
		BLINKING (4 Hz)	
Input Status	green	ON	analog input active
		BLINKING (0.5 Hz)	analog input below measurement range
		BLINKING (4 Hz)	analog input above measurement range
		OFF	analog input inactive
		USER	LED can be optionally controlled via the application
DCOK	green	ON	+24 V supply for analog inputs available

### 3.2 Applicable Connectors

#### Connectors:

**X1-X5:** Connectors with spring terminals (included in delivery)

The spring terminals are suitable connecting ultrasonically compacted (ultrasonically welded) strands.


#### Connections:

Stripping length/Sleeve length:	10 mm
Mating direction:	parallel to the conductor axis or circuit board
Conductor cross section rigid:	0.2-1.5 mm <sup>2</sup>
Conductor cross section flexible:	0.2-1.5 mm <sup>2</sup>
Conductor cross section ultrasonically compacted:	0.2-1.5 mm <sup>2</sup>
Conductor cross section AWG/kcmil:	24-16
Conductor cross section flexible with ferrule without plastic sleeve:	0.25-1.5 mm <sup>2</sup>
Conductor cross section flexible with ferrule with plastic sleeve:	0.25-0.75 mm <sup>2</sup> (reason for reduction d2 of the ferrule)






### 3.3 Label Field



Manufacturer	Weidmüller
Type	MF 10/5 CABUR MC NE WS
Weidmüller article number	1854510000
Compatible printer	Weidmüller
Type	Printjet Advanced 230V
Weidmüller article number	1324380000

## 4 Wiring

### 4.1 Wiring Example



#### NOTE

Unused inputs should be bridged between analog input + and analog input - using a short-circuit jumper. Open inputs have no functional effect on the module, but lead to higher current consumption in the external supply of the module.

## 4.2 Note

To ensure error-free operation, a careful wiring method must be followed:

- The 0 V connection of the supply voltage must be connected with the 0 V collection point over the shortest route possible.
- The DIN rail must have an adequate mass connection.
- The lines connected to the source of the analog components must be as short as possible and parallel wiring to digital signal lines must be avoided.
- The signal lines must be shielded.
- The shielding must be connected to a shielding bus.
- Protective circuits for all relays (RC networks or free-wheeling diodes)
- Correct wiring to mass

**The ground bus should be connected to the control cabinet when possible!**


**Si possible la terre doit être connectée à l'armoire de commande!**

**IMPORTANT:  
The S-DIAS module CANNOT be connected/disconnected while voltage is applied!**


**IMPORTANT:  
Le module S-Dias NE PEUT PAS être inséré ou retiré sous tension.**

## 5 Mounting

The S-DIAS modules are designed for installation into the control cabinet. To mount the modules a DIN-rail is required. The DIN rail must establish a conductive connection with the back wall of the control cabinet. The individual S-DIAS modules are mounted on the DIN rail as a block and secured with latches. The functional ground connection from the module to the DIN rail is made via the grounding clamp on the back of the S-DIAS modules. The modules must be mounted horizontally (module label up) with sufficient clearance between the ventilation slots of the S-DIAS module blocks and nearby components and/or the control cabinet wall. This is necessary for optimal cooling and air circulation, so that proper function up to the maximum operating temperature is ensured.



Recommended minimum distances of the S-DIAS modules to the surrounding components or control cabinet wall:



<b>a</b>	<b>b</b>	<b>c</b>
<b>30 mm (1.18")</b>	<b>30 mm (1.18")</b>	<b>100 mm (3.94")</b>

a, b, c ... distances in mm (inches)

## 6 Configuration

To start, once the module is powered, the FPGA located in the microcontroller (MicroBlaze) is in Rest mode. If the reset for the MicroBlaze is deactivated via the "SDO control register", the microcontroller begins its configuration phase. As soon as this is complete, bit 3 Operational in the "Error/Status register" is set.

When a change is made in the SDO area, the settings are first assumed when bit 6 in the "SDO control register" is set. For the duration of the configuration phase, bit 3 Operational is inactive.

The data memory of each channel is filled with a defined number of values. The number of values in the data memory results from the configured S-DIAS cycle time and the scan rate. The values are written to the data memory in 16-bit mode as Word or in 18-bit mode, as Dword. In 16-bit mode, the number of bytes to read is reduced and therewith, the load on the S-DIAS bus. 16-bit/18-bit mode is set in the "SDO control register".

The data memory of each channel is filled when the respective channel is activated via the "PDO control register".

Using an alternating buffer, data consistency is ensured. The data memory is filled during an S-DIAS cycle and released at the end of the cycle. The values are then valid in the subsequent S-DIAS cycle for the duration of an S-DIAS cycle.

When setting the scan rate, FPGA oversampling and ADC oversampling, the required conversion time of the ADC and the transfer rate via SPI must be taken into consideration. From the resulting number of conversions, an average value is generated that is then written to the data memory. The following settings for the scan rate and oversampling are recommended:

## 6.1 FPGA Oversampling

Scan Rate	FPGA Over-sampling	ADC Oversampling	Values within an S-DIAS Bus Cycle with 1 ms	Hardware Frequency Limit [kHz]
10	0 (1x)	0 (1x)	100	10
20	1 (2x)	0 (1x)	50	10
25	1 (2x)	0 (1x)	40	10
50	2 (4x)	0 (1x)	20	10
100	3 (8x)	0 (1x)	10	10
200	4 (16x)	0 (1x)	5	10
250	4 (16x)	0 (1x)	4	10
500	5 (32x)	0 (1x)	2	10
1000	6 (64x)	0 (1x)	1	10

## 6.2 ADC Oversampling

Scan Rate	FPGA Over-sampling	ADC Oversampling	Values within an S-DIAS Bus Cycle with 1 ms	Hardware Frequency Limit [kHz]
10	0 (1x)	0 (1x)	100	22.0
20	0 (1x)	1 (2x)	50	22.0
25	0 (1x)	2 (4x)	40	18.5
50	0 (1x)	3 (8x)	20	11.9
100	0 (1x)	4 (16x)	10	6.0
200	0 (1x)	5 (32x)	5	3.0
250	0 (1x)	5 (32x)	4	3.0
500	0 (1x)	6 (64x)	2	1.5
1000	1 (2x)	6 (64x)	1	1.5

## 7 Addressing

Address (hex)	Size (bytes)	Access Type	Description	Reset value
0000	532	r	<b>PDO Read</b>	
0000	128	r16/32	Data memory channel 1 (16/32 bits)  Data memory => if more than 128 bytes of data are available, the data is provided when rereading the next data. Unread data are no longer available in the next cycle.  16/32 bit => depending on the setting in the "control register", bit 0 of address 0x0229, the individual data sets are provided as Word or Dword (resolution is lower when read as word). All values are signed.	0000
0080	128	r16/32	Data memory channel 2 (16/32 bits)	0000
0100	128	r16/32	Data memory channel 3 (16/32 bits)	0000
0180	128	r16/32	Data memory channel 4 (16/32 bits)	0000
0200	2	r16	Data memory status register (Data memory is set to full when the current memory for the respective channel is full) Bit 0: Memory full channel 1 Bit 1: Memory full channel 2 Bit 2: Memory full channel 3 Bit 3: Memory full channel 4 (Data memory is set to empty when the current memory for the respective channel is empty) Bit 4: Memory empty channel 1 Bit 5: Memory empty channel 2 Bit 6: Memory empty channel 3 Bit 7: Memory empty channel 4 (If a memory area is read, although no data available, "Read on empty memory" is set) Bit 8: Read on empty memory channel 1 Bit 9: Read on empty memory channel 2 Bit 10: Read on empty memory channel 3 Bit 11: Read on empty memory channel 4 Bit 12: DC 24 V not ok latched Bit 13: DC 24 V ok Bit 14-15: Reserved	00
0202	1	r	Hardware status latch register (bytes are reset after reading) Bit 0: Channel 1 lower limit Bit 1: Channel 2 lower limit Bit 2: Channel 3 lower limit Bit 3: Channel 4 lower limit Bit 4: Channel 1 upper limit Bit 5: Channel 2 upper limit Bit 6: Channel 3 upper limit Bit 7: Channel 4 upper limit	00



0203	1	r	Reserved	00
0204	4	r32	Binary data channel 1 (18-bit signed)	00000000
0208	4	r32	Binary data channel 2 (18-bit signed)	00000000
020C	4	r32	Binary data channel 3 (18-bit signed)	00000000
0210	4	r32	Binary data channel 4 (18-bit signed)	00000000
<b>0214</b>	<b>2</b>	<b>w</b>	<b>PDO Write</b>	
0214	1	w	PDO control register Bit 0: Channel 1 enable (1 = channel enabled) Bit 1: Enable channel 2 Bit 2: Enable channel 3 Bit 3: Enable channel 4 Bit 4: Reserved Bit 5: Start synchronous ADC (1 = active) Bit 6-7: Reserved	00
0215	1	w	LED Overwrite Register Bit 0-1: LED channel 1 00 = off (HW status active, no SW overwrite) 01 = Enable SW Overwrite "0" 11 = Enable SW Overwrite "1" 10 = Reserved Bit 2-3: LED channel 2 Bit 4-5: LED channel 3 Bit 6-7: LED channel 4	00
<b>0216</b>	<b>234</b>	<b>r/w</b>	<b>SDO</b>	
0216	2	r w16	Scan rate ( $\mu$ s) The shortest scan rate is defined with 10 $\mu$ s	000A
0218	1	r/w	Reserved	00
0219	1	r/w	FPGA Oversampling Bit 0-2: Oversampling via FPGA Number of samples = $2^{\text{Oversampling}}$ Bit 3-7: reserved	00
021A	2	r/w	IIR filter frequency limit channel 1 [Hz] 0 = off, min. 10 Hz	0000
021C	2	r/w	IIR filter frequency limit channel 2 [Hz] 0 = off, min. 10 Hz	0000
021E	2	r/w	IIR filter frequency limit channel 3 [Hz] 0 = off, min. 10 Hz	0000
0220	2	r/w	IIR filter frequency limit channel 4 [Hz] 0 = off, min. 10 Hz	0000

0222	1	r/w	<p>IO Expander Register <sup>(1)</sup></p> <p>Bit 2-0: ADC oversampling (value 7 is not supported)</p> <p>Bit 3: ADC reset</p> <p><b>For current, 10x amplification is automatically selected and cannot be changed (register value is ignored). For voltage, 1x or 10x can be selected.</b></p> <p>Bit 4: Current / voltage amplification channel 1 (0 = 1x, 1 = 10x application)</p> <p>Bit 5: Current / voltage amplification channel 2</p> <p>Bit 6: Current / voltage amplification channel 3</p> <p>Bit 7: Current / voltage amplification channel 4</p>	08
0223	1	r/w	<p>Enable lower threshold value of current card (4-20 mA mode)</p> <p>Bit 0: Enable channel (1 = threshold value detection active)</p> <p>Bit 1: Enable channel 2</p> <p>Bit 2: Enable channel 3</p> <p>Bit 3: Enable channel 4</p> <p>Bit 4-7: Reserved</p>	00
0224	4	r/w	<p>Lower threshold value cable break (for current card only)</p> <p>Bit 0-18: Lower threshold value (signed)</p> <p>Bit 10-31: Reserved</p>	00000000
0228	1	r	<p>Error/status register</p> <p>Bit 0: Calibration data could not be read</p> <p>Bit 1: Calibration data (CRC error)</p> <p>Bit 2: IIR filter calculation error (OR gated)</p> <p>Bit 3: Operational (1 = active)</p> <p>Bit 4: Current or voltage measurement (1 = current, 0 = voltage)</p> <p>Detection via Pin wiring / placement variant, filtered</p> <p>Bit 5-7: Reserved</p>	00
0229	1	r/w	<p>SDO control register</p> <p>Bit 0: Value range in data memory 0 = 32-bit access 1 = 18-bit value 1 = 16-bit access 1 = 18-bit value of bits 17...2</p> <p>Bit 1-5: Reserved</p> <p>Bit 6: Reload configuration (when written as "1")</p> <p>Bit 7: MicroBlaze (<math>\mu</math>C) Reset (1 = MicroBlaze in Reset)</p>	80
022A	1	r	<p>IIR filter error (latched)</p> <p>Bit 0: Channel 1 overflow</p> <p>Bit 1: Channel 2 overflow</p> <p>Bit 2: Channel 3 overflow</p> <p>Bit 3: Channel 4 overflow</p> <p>Bit 4-7: Reserved</p>	00
022B	213	-	Reserved	-
0300	48	r/w	<b>DPRAM (used for buffering calibration data)</b> <b>Amplification 1x</b>	
0300	4	r/w	Calibration data channel 1 offset	0..0

0304	4	r/w	Calibration data channel 1 multiplier	0..0
0308	4	r/w	Calibration data channel 1 divisor	0..0
030C	4	r/w	Calibration data channel 2 offset	0..0
0310	4	r/w	Calibration data channel 2 multiplier	0..0
0314	4	r/w	Calibration data channel 2 divisor	0..0
0318	4	r/w	Calibration data channel 3 offset	0..0
031C	4	r/w	Calibration data channel 3 multiplier	0..0
0320	4	r/w	Calibration data channel 3 divisor	0..0
0324	4	r/w	Calibration data channel 4 offset	0..0
0328	4	r/w	Calibration data channel 4 multiplier	0..0
032C	4	r/w	Calibration data channel 4 divisor	0..0
<b>0330</b>	<b>48</b>	<b>r/w</b>	<b>DPRAM (used for buffering calibration data) Amplification 10x</b>	
0330	4	r/w	Calibration data channel 1 offset	0..0
0334	4	r/w	Calibration data channel 1 multiplier	0..0
0338	4	r/w	Calibration data channel 1 divisor	0..0
033C	4	r/w	Calibration data channel 2 offset	0..0
0340	4	r/w	Calibration data channel 2 multiplier	0..0
0344	4	r/w	Calibration data channel 2 divisor	0..0
0348	4	r/w	Calibration data channel 3 offset	0..0
034C	4	r/w	Calibration data channel 3 multiplier	0..0
0350	4	r/w	Calibration data channel 3 divisor	0..0
0354	4	r/w	Calibration data channel 4 offset	0..0
0358	4	r/w	Calibration data channel 4 multiplier	0..0
035C	4	r/w	Calibration data channel 4 divisor	0..0

<sup>(1)</sup> Note: each time the IO Expander Register is written, an access is run and it is updated in the hardware

## 8 Hardware Class AI046

### Hardware class AI046 for the S-DIAS AI 046 analog module

```

SDIAS:05, AI046 (AI0461)
[S] Class State (ClassState) <-[]->
[S] Device ID (DeviceID) <-[]->
[S] FPGA Version (FPGAVersion) <-[]->
[S] Hardware Version (HwVersion) <-[]->
[S] Serial Number (SerialNo) <-[]->
[S] Retry Counter (RetryCounter) <-[]->
[O] LED Control (LEDControl) <-[]->
[S] Voltage 24V (Voltage24V) <-[]->
[S] Oversample Mode (OversampleMode) <-[]->
[S] ADC configuration valid (ConfigValid) <-[]->
[S] Range Error (RangeError) <-[]->
----- Analog Input 1 -----
[I] Analog Input 1 (AI1) <-[]->
[S] AI1 Gain (AI1Gain) <-[]->
[S] AI1 Set Led (AI1SetLed) <-[]->
----- Analog Input 2 -----
[I] Analog Input 2 (AI2) <-[]->
[S] AI2 Gain (AI2Gain) <-[]->
[S] AI2 Set Led (AI2SetLed) <-[]->
----- Analog Input 3 -----
[I] Analog Input 3 (AI3) <-[]->
[S] AI3 Gain (AI3Gain) <-[]->
[S] AI3 Set Led (AI3SetLed) <-[]->
----- Analog Input 4 -----
[I] Analog Input 4 (AI4) <-[]->
[S] AI4 Gain (AI4Gain) <-[]->
[S] AI4 Set Led (AI4SetLed) <-[]->
[ ] ALARM:00, Empty

```

This hardware class is used to control the AI 046 hardware module. The module has four analog inputs with 2048 bytes memory each. The measurement values of each analog input are written into the corresponding memory. More information on the hardware can be found in the module documentation.

## 8.1 General

<b>ClassState</b>	State	This server shows the actual status of the hardware class.								
<b>DeviceID</b>	State	The device ID of the hardware module is shown in this server.								
<b>FPGAVersion</b>	State	FPGA version of the module in 16#XY (e.g. 16#10 = version 1.0).								
<b>Hardware version</b>	State	Hardware version of the module in format 16#XXYY (e.g. 16#0120 = Version 1.20)								
<b>Serial Number</b>	State	The serial number of the hardware module is shown in this server.								
<b>Retry counter</b>	State	This server increments when a transfer fails.								
<b>LED control</b>	Output	<p>With this server, the application LED of the S-DIAS module can be activated to find the module in the network more quickly.</p> <table border="1"> <tr> <td>0</td> <td>LED off</td> </tr> <tr> <td>1</td> <td>LED on</td> </tr> <tr> <td>2</td> <td>blinks slowly</td> </tr> <tr> <td>3</td> <td>blinks rapidly</td> </tr> </table>	0	LED off	1	LED on	2	blinks slowly	3	blinks rapidly
0	LED off									
1	LED on									
2	blinks slowly									
3	blinks rapidly									
<b>Voltage 24 V</b>	State	<p>Shows whether the 24 V supply is OK.</p> <table border="1"> <tr> <td>0</td> <td>not OK</td> </tr> <tr> <td>1</td> <td>OK</td> </tr> </table>	0	not OK	1	OK				
0	not OK									
1	OK									
<b>Required</b>	Property	<p>This client is active by default, which means that the S-DIAS hardware module at this position is mandatory for the system and can under no circumstances be disconnected or return an error. Otherwise, the entire hardware deactivated. If the hardware module is missing or removed, an S-DIAS error is triggered. If his client is initialized with 0, the hardware module located in this position is not mandatory. This means that it can be inserted or removed at any time. However, which components identified as "not required" should be selected with regard to the safety of the system.</p>								

## 8.2 Analog Inputs [1-4]

Config Valid	State	Shows whether the configuration of analog input 1-4 is valid. 1 configuration is valid 0 configuration is written -1 configuration is not valid
	AI[1-4] Analog Input	Input Analog input. Here, the first value of the according measurement value memory is displayed. The displayed value depends on Gain, MaxValue and MinValue. With open/shorted input the hardware class returns -2147483632 (0x8000 0010).
AI[1-4] Gain	Output	Amplification setting. 0 amplification of 1 1 amplification of 10
AI[1-4] Channel Active	Property	For activating the analog input. 0 analog input is deactivated 1 analog input is activated as initialization value
AI[1-4] Maximum Value	Property	To set the upper scale range. 10 Bit $\pm 110.000$ maximum resolution complies with $\pm 11$ V 16 Bit $\pm 27.500$ maximum resolution complies with $\pm 11$ V as initialization value
AI[1-4] Minimum Value	Property	To set the lower scale range. 10 Bit $\pm 110.000$ maximum resolution complies with $\pm 11$ V 16 Bit $\pm 27.500$ maximum resolution complies with $\pm 11$ V as initialization value
AI[1-4] IIR Filter Grenzfrequenz	Property	This client sets the filter frequency limit of the software low pass filter. 0 off (default) 1 10 kHz 2 5 kHz 3 1000 Hz (1 kHz) 4 500 Hz 5 100 Hz 6 50 Hz 7 25 Hz 8 10 Hz as initialization value
AI[1-4] LED Overwrite	Output	For activating the status LED. 0 HW status active 1 LED on 2 LED off
Oversample Mode	Output	For setting the oversampling mode. 0 FPGA oversampling 1 ADC oversampling

<b>Samples Per Ms</b>	Property	<p>For setting the samples to be sent per cycle and analog input. The shortest conversion time for the ADC is 10 <math>\mu</math>s. This results in a maximum of 100 measurement values per millisecond, which can be sent.</p> <p>0      1 Sample per ms (1 ms conversion time)                  FPGA OVS ... 64                  ADC OVS ... 64 + FPGA OVS ... 2</p> <p>1      2 Samples per ms (500 <math>\mu</math>s conversion time)                  FPGA OVS ... 32                  ADC OVS ... 64</p> <p>2      4 Samples per ms (250 <math>\mu</math>s conversion time)                  FPGA OVS ... 16                  ADC OVS ... 32</p> <p>3      5 Samples per ms (200 <math>\mu</math>s conversion time)                  FPGA OVS ... 16                  ADC OVS ... 32</p> <p>4      10 Samples per ms (100 <math>\mu</math>s conversion time)                  FPGA OVS ... 8                  ADC OVS ... 16</p> <p>5      20 Samples per ms (50 <math>\mu</math>s conversion time)                  FPGA OVS ... 4                  ADC OVS ... 8</p> <p>6      40 Samples per ms (25 <math>\mu</math>s conversion time)                  FPGA OVS ... 2                  ADC OVS ... 4</p> <p>7      50 Samples per ms (20 <math>\mu</math>s conversion time)                  FPGA OVS ... 2                  ADC OVS ... 2</p> <p>8      100 Samples per ms (10 <math>\mu</math>s conversion time)                  FPGA OVS ... 1                  ADC OVS ... 1</p> as initialization value				
	<b>Values Size</b>	Property	<p>For setting the size of a measurement value.</p> <table border="1" data-bbox="381 863 992 927"> <tr> <td>0</td> <td>16 Bit mode (2 byte value)</td> </tr> <tr> <td>1</td> <td>18 Bit mode (4 byte value) (default)</td> </tr> </table> as initialization value	0	16 Bit mode (2 byte value)	1
0	16 Bit mode (2 byte value)					
1	18 Bit mode (4 byte value) (default)					

### 8.3 Cable Break Detection

<b>Range Error</b>	State	<p>Shows, whether on the the analog input 1-4 a cable break or over current occurred. An error is also shown by the LED on each single analog input.</p> <p>Detection lower measurement limit (cable break detection):</p> <table border="1"> <tr> <td>Bit 0</td> <td>channel 1 lower limit</td> </tr> <tr> <td>Bit 1</td> <td>channel 2 lower limit</td> </tr> <tr> <td>Bit 2</td> <td>channel 3 lower limit</td> </tr> <tr> <td>Bit 3</td> <td>channel 4 lower limit</td> </tr> </table> <p>Detection upper measurement limit:</p> <table border="1"> <tr> <td>Bit 4</td> <td>channel 1 upper limit</td> </tr> <tr> <td>Bit 5</td> <td>channel 2 upper limit</td> </tr> <tr> <td>Bit 6</td> <td>channel 3 upper limit</td> </tr> <tr> <td>Bit 7</td> <td>channel 4 upper limit</td> </tr> </table>	Bit 0	channel 1 lower limit	Bit 1	channel 2 lower limit	Bit 2	channel 3 lower limit	Bit 3	channel 4 lower limit	Bit 4	channel 1 upper limit	Bit 5	channel 2 upper limit	Bit 6	channel 3 upper limit	Bit 7	channel 4 upper limit
Bit 0	channel 1 lower limit																	
Bit 1	channel 2 lower limit																	
Bit 2	channel 3 lower limit																	
Bit 3	channel 4 lower limit																	
Bit 4	channel 1 upper limit																	
Bit 5	channel 2 upper limit																	
Bit 6	channel 3 upper limit																	
Bit 7	channel 4 upper limit																	

### 8.4 Communication Interfaces

<b>ALARM</b>	Downlink	With this downlink the corresponding alarm class can be placed via the hardware editor.
--------------	----------	-----------------------------------------------------------------------------------------



## 8.5 Global Methods

The following method can be called with the server ClassState.

### 8.5.1 GetData
































































This function is used to copy data from the measurement value memory.

Transfer parameters	Type	Description										
usChannelNr	USINT	Indicates analog input, from which the data should be read.										
uiDataLength	UINT	Indicates the required data length in bytes. Per measurement value 2 bytes in the 16-bit mode and 4 bytes in the 18-bit mode are needed.										
pBufferData	^void	Pointer to the buffer, where the data of the measurement value memory should be copied to.										
pDataCounter	^UDINT	If the pointer is valid and there are no errors in the method, the current data counter is written to its contents to indicate whether there is new data.										
Return parameters	Type	Description										
dRetCode	DINT	<table border="1"> <tbody> <tr> <td>0</td> <td>data were copied</td> </tr> <tr> <td>-1</td> <td>selected analog input is inactive</td> </tr> <tr> <td>-2</td> <td>selected analog input is not available</td> </tr> <tr> <td>-3</td> <td>data length is not valid</td> </tr> <tr> <td>-4</td> <td>data of the analog input are not valid</td> </tr> </tbody> </table>	0	data were copied	-1	selected analog input is inactive	-2	selected analog input is not available	-3	data length is not valid	-4	data of the analog input are not valid
0	data were copied											
-1	selected analog input is inactive											
-2	selected analog input is not available											
-3	data length is not valid											
-4	data of the analog input are not valid											

## 8.6 Internal Properties

The shortest conversion time of the ADC is 10 microseconds. In one millisecond, a maximum of 100 values can be thereby converted. If all 4 analog inputs are active, then 400 measurement values per millisecond are processed.

Operation of the module with a bus cycle time below 1 ms is only supported for certain samples per ms:

Bus time	cycle 50 $\mu$ s	100 $\mu$ s	125 $\mu$ s	200 $\mu$ s	250 $\mu$ s	55 $\mu$ s	$\geq 1$ ms
1							
2							
4							
5							
10							
20							
40							
50							
100							



supported



not supported

### 8.6.1 Example: Exceeding the Maximum Memory Size

As the maximum memory size is 2048 bytes, is the 18-bit mode a maximum of 512 measurement values can be recorded.

So with a setting of 100 values per millisecond in the 18-bit mode, the bus cycle time must not be higher than 5 milliseconds. Otherwise the measurement value memory overflows.

With a bus cycle time of 6 milliseconds and activation of only one channel, the following calculation is true:

$100 \text{ samples} * 4 \text{ bytes (18-bit)} = 400 \text{ bytes per channel}$

$400 \text{ bytes} * 6 \text{ milliseconds} = 2400 \text{ bytes}$

This configuration is not allowed, as only 2048 bytes read memory are available.

### 8.6.2 Example: Exceeding the Available Read Memory of the SDIAS Manager

When increasing the bus cycle time also the read memory need increases. A maximum of 6143 bytes read memory can be used,

With a bus cycle time of 4 milliseconds and activation of all 4 channels in the 18-bit mode, the following calculation is true:

$100 \text{ samples per channel} * 4 \text{ bytes (18-bit)} = 400 \text{ bytes per channel}$

$400 \text{ bytes per channel} * 4 = 1600 \text{ bytes with four channels}$

$1600 \text{ bytes} * 4 \text{ milliseconds} = 6400 \text{ bytes}$

This configuration is not allowed, as only 6143 bytes read memory are available.

## Documentation Changes

Change date	Affected page(s)	Chapter	Note
28.06.2017	5	1.3 Measurement Precision	Info warm up phase deleted Accuracy incl. Calibration error and noise
10.07.2017	4 17 20	1.1 Analog Input Specifications 6 Configuration 7 Addressing	Scan rate, data memory depth per channel, calculation basis, number of values per channel (n) added Chapter added reworked
14.07.2017	6	1.3 Measurement Precision	Total error added
20.07.2017	3, 4 6	1.1 Analog Input Specifications 1.2 Measuring Modes	Input filter hardware and footnote 2 changed Diagram added
10.08.2017			All notes about internal jumper deleted
17.08.2017	9 13	1.7 Environmental Conditions 3.2 Applicable Connectors	Added operating conditions Added sleeve length Added info regarding ultrasonically welded strands
11.10.2017	3 6	1.1 Analog Input Specifications 1.3 Measurement Precision	Common mode range changed to $\pm 6$ V 20-40 °C changed to 0,006 %
18.10.2017	15 19	3.3 Label Field 5 Mounting	Added chapter Graphic replaced
14.02.2018	1		resolution instead of converter resolution
20.09.2018		3 Connector Layout	Note added
14.11.2019		8 Supported Cycle Times	Chapter added
28.02.2020	26	8 Supported Cycle Times	Text adapted
28.05.2020	26	8 Supported Cycle Times	Chapter removed
08.09.2020		8 Hardware Class AI046	Chapter added
04.11.2020	18	5 Mounting	Expansion functional ground connection